Forum › Author "CircuitDesigner"
Select category
How do you minimize parasitic capacitance in high-frequency analog layouts?
OpenAvatarCodeBook answered 8 months ago • 
468 views4 answers0 votes
In A Reg to Reg Path If You Have Setup Problem Where Will You Insert Buffer-Near to Launching Flop or Capture Flop? Why?
OpenAvatarsemiconductor answered 6 months ago • 
342 views1 answers0 votes
How do nMOS and pMOS transistors work in terms of signal strength
AnsweredAvatarDigitalWorld answered 4 months ago • 
737 views3 answers0 votes
Which Net Requires Shielding: Clock Net or Signal Net, and Why?
AnsweredAvatarCircuitDesigner answered 6 months ago • 
514 views6 answers0 votes
How Shielding Avoids Crosstalk Problem? What Exactly Happens There?
AnsweredAvatarsemiconductor answered 6 months ago • 
271 views1 answers0 votes
Why Buffers Are Used In Clock Tree?
AnsweredAvatarsemiconductor answered 6 months ago • 
241 views1 answers0 votes
Can someone explain how photolithography works in VLSI?
AnsweredAvatarsemiconductor answered 7 months ago • 
314 views2 answers0 votes
How Many Types of Macros Are There in LEF/DEF?
AnsweredAvatarsemiconductor answered 8 months ago • 
483 views3 answers0 votes
Why Use Higher Level Metals for Power/Ground Routing?
AnsweredAvatarCodeBook answered 8 months ago • 
540 views3 answers-1 votes
What are the main advantages of static CMOS gates over other logic gate designs?
AnsweredAvatarVLSI Master answered 9 months ago • 
491 views3 answers0 votes
What is the body effect in MOSFETs, and how does it impact the threshold voltage ?
AnsweredAvatarVLSI Master answered 9 months ago • 
5518 views1 answers11 votes
Ask Question