Select category
Drain-Induced Barrier Lowering in Advanced MOSFETs
AnsweredAvatarsemiconductor answered 4 months ago • 
275 views4 answers0 votes
What is a Subthreshold swing?
AnsweredAvatarsemiconductor answered 4 months ago • 
309 views4 answers0 votes
What is Channel length and Channel Length Modulation?
AnsweredAvatarsemiconductor answered 4 months ago • 
206 views3 answers0 votes
What is the Polysilicon Depletion Effect?
AnsweredAvatarsemiconductor answered 4 months ago • 
299 views4 answers0 votes
How Inversion Layer form in a MOSFET?
AnsweredAvatarDigitalWorld answered 4 months ago • 
192 views1 answers0 votes
How does ion Bombardment affect the Adhesion Process?
AnsweredAvatarCircuitDesigner answered 4 months ago • 
163 views3 answers0 votes
How Many Types of Macros Are There in LEF/DEF?
AnsweredAvatarsemiconductor answered 4 months ago • 
299 views3 answers0 votes
How Does Thinner Gate Oxide Achieve Faster MOSFET Switching?
OpenAvatarsemiconductor commented 4 months ago • 
230 views3 answers1 votes
Why Use Higher Level Metals for Power/Ground Routing?
AnsweredAvatarCodeBook answered 4 months ago • 
382 views3 answers0 votes
What are the best practices for grounding in mixed-signal layouts to reduce noise?
AnsweredAvatarTechGuru answered 4 months ago • 
268 views4 answers-1 votes
How do you minimize parasitic capacitance in high-frequency analog layouts?
AnsweredAvatarCodeBook answered 4 months ago • 
266 views4 answers1 votes
What are the main advantages of static CMOS gates over other logic gate designs?
AnsweredAvatarVLSI Master answered 4 months ago • 
268 views3 answers0 votes
How does temperature affect transistor characteristics?
AnsweredAvatarTechGuru answered 4 months ago • 
302 views2 answers3 votes
What is the need of performing Timing Analysis?
AnsweredAvatarSemiconwiki answered 4 months ago • 
479 views6 answers0 votes
Advantage of Self-Aligned Spacer Double Patterning (SADP)
AnsweredAvatarDigitalWorld answered 4 months ago
292 views5 answers0 votes
Do you think optical lithography will keep up, or will we need to rely more on EUV in the future?
AnsweredAvatarsemiconductor answered 4 months ago • 
170 views1 answers0 votes
Can someone explain the device structure and fabrication process of a FinFET?
OpenAvatarCodeBook answered 4 months ago • 
423 views4 answers0 votes
How do nMOS and pMOS transistors work in terms of signal strength
AnsweredAvatarCodeBook answered 4 months ago • 
365 views2 answers0 votes
Advanced Layout Design Challenges at 7nm and Below
AnsweredAvatarCircuitDesigner answered 4 months ago • 
278 views3 answers6 votes
Subthreshold Leakage Reduction in CMOS Digital Circuits
AnsweredAvatarCircuitDesigner answered 4 months ago
375 views4 answers2 votes
« Previous123Next »
Ask Question