Select category
Drain-Induced Barrier Lowering in Advanced MOSFETs
AnsweredAvatarsemiconductor answered 3 months ago • 
166 views4 answers0 votes
What is a Subthreshold swing?
AnsweredAvatarsemiconductor answered 3 months ago • 
195 views4 answers0 votes
What is Channel length and Channel Length Modulation?
AnsweredAvatarsemiconductor answered 3 months ago • 
141 views3 answers0 votes
What is the Polysilicon Depletion Effect?
AnsweredAvatarsemiconductor answered 3 months ago • 
190 views4 answers0 votes
How Inversion Layer form in a MOSFET?
AnsweredAvatarDigitalWorld answered 3 months ago • 
163 views1 answers0 votes
How does ion Bombardment affect the Adhesion Process?
AnsweredAvatarCircuitDesigner answered 3 months ago • 
134 views3 answers0 votes
How Many Types of Macros Are There in LEF/DEF?
AnsweredAvatarsemiconductor answered 3 months ago • 
236 views3 answers0 votes
How Does Thinner Gate Oxide Achieve Faster MOSFET Switching?
OpenAvatarsemiconductor commented 3 months ago • 
181 views3 answers1 votes
Why Use Higher Level Metals for Power/Ground Routing?
AnsweredAvatarCodeBook answered 3 months ago • 
334 views3 answers0 votes
What are the best practices for grounding in mixed-signal layouts to reduce noise?
AnsweredAvatarTechGuru answered 3 months ago • 
210 views4 answers-1 votes
How do you minimize parasitic capacitance in high-frequency analog layouts?
AnsweredAvatarCodeBook answered 3 months ago • 
211 views4 answers1 votes
What are the main advantages of static CMOS gates over other logic gate designs?
AnsweredAvatarVLSI Master answered 3 months ago • 
212 views3 answers0 votes
How does temperature affect transistor characteristics?
AnsweredAvatarTechGuru answered 3 months ago • 
243 views2 answers3 votes
What is the need of performing Timing Analysis?
AnsweredAvatarSemiconwiki answered 3 months ago • 
361 views6 answers0 votes
Advantage of Self-Aligned Spacer Double Patterning (SADP)
AnsweredAvatarDigitalWorld answered 3 months ago
217 views5 answers0 votes
Do you think optical lithography will keep up, or will we need to rely more on EUV in the future?
AnsweredAvatarsemiconductor answered 3 months ago • 
133 views1 answers0 votes
Can someone explain the device structure and fabrication process of a FinFET?
OpenAvatarCodeBook answered 3 months ago • 
331 views4 answers0 votes
How do nMOS and pMOS transistors work in terms of signal strength
AnsweredAvatarCodeBook answered 3 months ago • 
279 views2 answers0 votes
Advanced Layout Design Challenges at 7nm and Below
AnsweredAvatarCircuitDesigner answered 3 months ago • 
227 views3 answers6 votes
Subthreshold Leakage Reduction in CMOS Digital Circuits
AnsweredAvatarCircuitDesigner answered 3 months ago
300 views4 answers2 votes
« Previous123Next »
Ask Question