Forum

Forum › Author "TechGuru"
Select category
In a high-speed ADC layout, how do you mitigate substrate noise coupling when the reference voltage and clock signals share a common metal layer?
AnsweredAvatarDigitalWorld answered 10 months ago • 
1196 views3 answers0 votes
What are the main design challenges in ASIC design?
AnsweredAvatarVLSI Master answered 2 years ago • 
1278 views3 answers0 votes
Ask Question