Forum

Forum › Author "TechGuru"
Select category
In a high-speed ADC layout, how do you mitigate substrate noise coupling when the reference voltage and clock signals share a common metal layer?
AnsweredAvatarDigitalWorld answered 8 months ago • 
1055 views3 answers0 votes
What are the main design challenges in ASIC design?
AnsweredAvatarVLSI Master answered 1 year ago • 
1187 views3 answers0 votes
Ask Question