Forum › Tag: Analog Layout
Select category
Why is small signal analysis important in analog circuit design?
OpenAvatarTechGuru answered 5 months ago • 
407 views4 answers0 votes
What is the use of LDD (Lightly Doped Drain) in transistor design?
AnsweredAvatarCircuitDesigner answered 2 weeks ago • 
363 views3 answers0 votes
How false path, case constant,disable timing and no check are the reasons for Unconstrained endpoints in check_timing report in ICC2 and Prime Time
AnsweredAvatarsemiconductor answered 4 weeks ago • 
99 views1 answers0 votes
How to Solve DIBL?
OpenAvatarsemiconductor answered 5 months ago • 
411 views4 answers1 votes
What is Latch Up in VLSI?
AnsweredAvatarsemiconductor answered 2 months ago • 
186 views2 answers0 votes
Shielding should be done with VDD or VSS and on which factors it depends?
AnsweredAvatarsemiconductor answered 2 months ago • 
220 views1 answers0 votes
Why Setup is checked at max corner and Hold at min corner?
AnsweredAvatarCircuitDesigner answered 3 months ago • 
326 views1 answers0 votes
How Buffer Can Be Used In Victim To Avoid Crosstalk?
AnsweredAvatarCircuitDesigner answered 3 months ago • 
249 views1 answers0 votes
Let’s assume I have three clock metal routing nets, and I don’t have space in the layout for shielding those three nets, with two of them having the same clock direction. How should I arrange all three, and why?
AnsweredAvatarCircuitDesigner answered 3 months ago • 
432 views1 answers0 votes
Let’s assume I have two clock metal routing nets, and I don’t have space in the layout for shielding those two nets. What should I do?
AnsweredAvatarCircuitDesigner answered 3 months ago • 
213 views1 answers0 votes
How Spacing Helps In Reducing Crosstalk Noise?
AnsweredAvatarCircuitDesigner answered 3 months ago • 
196 views1 answers0 votes
Which Net Requires Shielding: Clock Net or Signal Net, and Why?
AnsweredAvatarCircuitDesigner answered 3 months ago • 
329 views6 answers0 votes
How Shielding Avoids Crosstalk Problem? What Exactly Happens There?
AnsweredAvatarsemiconductor answered 3 months ago • 
179 views1 answers0 votes
Why Buffers Are Used In Clock Tree?
AnsweredAvatarsemiconductor answered 3 months ago • 
160 views1 answers0 votes
In A Reg to Reg Path If You Have Setup Problem Where Will You Insert Buffer-Near to Launching Flop or Capture Flop? Why?
AnsweredAvatarsemiconductor answered 3 months ago • 
199 views1 answers0 votes
If You Have Both Ir Drop And Congestion How Will You Fix It?
AnsweredAvatarCircuitDesigner answered 3 months ago • 
200 views2 answers0 votes
What is spin-on glass (SOG) and Chemical-Mechanical Polishing (CMP)?
AnsweredAvatarCircuitDesigner answered 3 months ago • 
218 views2 answers0 votes
What is the channeling effect in ion implantation, and how can you prevent it?
AnsweredAvatarVLSI Master answered 4 months ago • 
212 views2 answers0 votes
What are the benefits of the LOCOS (Local Oxidation of Silicon)?
AnsweredAvatarVLSI Master answered 4 months ago • 
174 views2 answers0 votes
Can someone explain how photolithography works in VLSI?
AnsweredAvatarsemiconductor answered 4 months ago • 
210 views2 answers0 votes
12Next »
Ask Question